Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit having a transistor level top side wafer contact and a method of manufacture therefor

Integrated circuit having a transistor level top side wafer contact and a method of manufacture therefor

US Patent 7262109 · Granted Aug 28, 2007

Estimated economic value: $14,951,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

LOCOS fillet for drain reduced breakdown in high voltage transistors2025
High efficiency low power (HELP) active flow control methodology for simple-hing2024
Hybrid active-field gap extended drain MOS transistor2022
Lateral MOSFET with buried drain extension layer2021
Transistor having double isolation with one floating isolation2021
Transistor having double isolation with one floating isolation2021
Integrated high-side driver for P-N bimodal power device2020
Lateral MOSFET with buried drain extension layer2020
Vertical thermoelectric structures2019
Hybrid flow control method for simple hinged flap high-lift system2019
Structures to avoid floating resurf layer in high voltage lateral devices2019
Structures to avoid floating resurf layer in high voltage lateral devices2019