Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized memory addressing

Optimized memory addressing

US Patent 7230627 · Granted Jun 12, 2007

Estimated economic value: $15,149,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power and thermal management in a solid state drive2024
Host managed buffer to store a logical-to physical address table for a solid sta2024
Method of optimizing device power and efficiency based on host-controlled hints 2023
Method for interface initialization using bus turn-around2022
Method for interface initialization using bus turn-around2021
Dynamic adaptive clocking for non-common-clock interfaces2020
Power control of a memory device through a sideband channel of a memory bus2019
Method for interface initialization using bus turn-around2019
Power management of user interfaces with coordinated ultra-low power states2019
Dynamic adaptive clocking for non-common-clock interfaces2018
Configuring a remote M-PHY2018
Isochronous agent data pinning in a multi-level memory system2017