Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce transistor gate to source/drain overlap capacitance by incorporation of carbon

Method to reduce transistor gate to source/drain overlap capacitance by incorporation of carbon

US Patent 7199011 · Granted Apr 3, 2007

Estimated economic value: $7,574,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vacuum processing apparatus and oxidizing gas removal method2025
Bath systems and methods thereof2025
System and methods for wafer drying2024
Bath systems and methods thereof2023
System and methods for wafer drying2022
Variable implant and wafer-level feed-forward for dopant dose optimization2022
Apparatus and method to electrostatically remove foreign matter from substrate s2022
Process and apparatus for processing a nitride structure without silica depositi2021
Etching of silicon nitride and silica deposition control in 3D NAND structures2021
Process and apparatus for processing a nitride structure without silica depositi2019
Method of treating a microelectronic substrate using dilute TMAH2019
Method and apparatus for dynamic control of the temperature of a wet etch proces2018