Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing wafer level chip scale package structure

Method for manufacturing wafer level chip scale package structure

US Patent 7170167 · Granted Jan 30, 2007

Estimated economic value: $1,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using particles for light filtering2025
Wooden newel with a clean surface and preparation method thereof2025
Copper pillar bump structure and method of manufacturing the same2025
Semiconductor device and method for fabricating the same2025
QFN package and fabricating method of the same2025
Diffusive gradients in thin films (DGT) test device for lake water and test meth2024
Surface acoustic wave device fabrication method2023
Stylus holders2023
Diffusive gradients in thin films (DGT) probe test device for sediment core in l2023
Radio frequency (RF) transistor amplifier packages with improved isolation and l2023
Semiconductor device package structure and method for fabricating the same2022
Rolling elements-based pivoting supports for keyboards2022