Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for controlling clocks in a processor with mirrored units

Method and apparatus for controlling clocks in a processor with mirrored units

US Patent 7146520 · Granted Dec 5, 2006

Estimated economic value: $6,328,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2023
Hardware management and reconstruction using visual graphics2018
Hardware management and reconstruction using visual graphics2018
Speculative branch handling for transaction abort2017
Uncorrectable memory errors in pipelined CPUs2017
Hardware management and reconstruction using visual graphics2017
Sharing program interrupt logic in a multithreaded processor2017
Speculative branch handling for transaction abort2017
Hardware management and reconstruction using visual graphics2017
Sharing program interrupt logic in a multithreaded processor2016
Speculative branch handling for transaction abort2016