Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Slurry-less polishing for removal of excess interconnect material during fabrication of a silicon integrated circuit

Slurry-less polishing for removal of excess interconnect material during fabrication of a silicon integrated circuit

US Patent 7141502 · Granted Nov 28, 2006

Estimated economic value: $19,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compositions and methods for treating acute and chronic pain by local antagonism2019
Damascene metal-insulator-metal (MIM) device with improved scaleability2016
Mask for forming integrated circuit2014
Methods for forming a memory cell having a top oxide spacer2013
Damascene metal-insulator-metal (MIM) device with improved scaleability2012
Methods for forming a memory cell having a top oxide spacer2012
Damascene metal-insulator-metal (MIM) device2012
Method for forming integrated circuit2009
Method for effectively removing polysilicon nodule defects2008
Method for decreasing sheet resistivity variations of an interconnect metal laye2008
Method for decreasing sheet resistivity variations of an interconnect metal laye2008
Non-critical complementary masking method for poly-1 definition in flash memory 2007