Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for achieving increased control over interconnect line thickness across a wafer and between wafers

Method for achieving increased control over interconnect line thickness across a wafer and between wafers

US Patent 7122465 · Granted Oct 17, 2006

Estimated economic value: $15,100,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming high-voltage transistor with thin gate poly2024
Markov decision process based recipe generation for multi-chip apparatus2023
Method of forming high-voltage transistor with thin gate poly2023
Thermal enablement of dies with impurity gettering2022
Mixed storage of data fields2022
Non-volatile memory with silicided bit line contacts2021
Test vehicle for package testing2021
Embedded non-volatile memory device and fabrication method of the same2020
Non-volatile memory with silicided bit line contacts2020
Systems and methods for on-die heat generation and temperature sensing2020
Split-gate flash cell formed on recessed substrate2019
On-die temperature sensing and digitization system2019