Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for optimizing timing for a multi-drop bus

Method and apparatus for optimizing timing for a multi-drop bus

US Patent 7117401 · Granted Oct 3, 2006

Estimated economic value: $14,661,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing a communication bus within multiple layers of a printed circuit board2025
On-die virtual probes (ODVP) for integrated circuitries2022
Printed circuit board (PCB) modular design2020
Memory controller functionalities to support data swizzling2013
Method and apparatus for training a memory signal via an error signal of a memor2013
Reliability, availability, and serviceability solution for memory technology2013
Reliability, availability, and serviceability solutions for memory technology2012
Nibble de-skew method, apparatus, and system2011
Clock synchronization scheme for deskewing operations in a data interface2010
Dual-path clocking architecture2010
Calibrating integrating receivers for source synchronous protocol2009
Method and apparatus for power efficient and scalable memory interface2008