{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Test pattern compression for an integrated circuit test environment", "item": "https://www.patentleaderboard.com/patent/7111209"}]}

Home › Test pattern compression for an integrated circuit test environment

Test pattern compression for an integrated circuit test environment

US Patent 7111209 · Granted Sep 19, 2006

Assignee

No assignee recorded.

Inventors

Janusz Rajski (131 patents)
Mark Kassab (59 patents)
Nilanjan Mukherjee (92 patents)
Jerzy Tyszer (83 patents)

View full patent text on Google Patents →