Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ashable layers for reducing critical dimensions of integrated circuit features

Ashable layers for reducing critical dimensions of integrated circuit features

US Patent 7105442 · Granted Sep 12, 2006

Estimated economic value: $11,645,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure certificate or key distribution for synchronous mobile device management 2025
Controlling light source wavelengths for selectable phase shifts between pixels 2025
Cutting tool for band clamp2025
Micro-LED displays to reduce subpixel crosstalk2025
Manufacturing micro-LED displays to reduce subpixel crosstalk2025
System and method to support in-order message processing with reactive microserv2025
Contact over active gate structure2025
Spin-orbit torque MRAM structure and manufacture thereof2025
Image stabilization for digital lithography2024
Multi-tone scheme for maskless lithography2024
Lithography apparatus, patterning system, and method of patterning a layered str2024
Lithography process window enhancement for photoresist patterning2024