Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor fabrication process including recessed source/drain regions in an SOI wafer

Semiconductor fabrication process including recessed source/drain regions in an SOI wafer

US Patent 7091071 · Granted Aug 15, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure for digital and radiofrequency applications, and method 2025
Resource prediction system for executing machine learning models2025
Device architectures with tensile and compressive strained substrates2025
Method for manufacturing a CFET device2024
Method and system for integrity testing of sachets2023
Method for manufacturing a structure for forming a tridimensional monolithic int2021
Method for manufacturing a semiconductor structure2021
Method for fabrication of a semiconductor structure including an interposer free2021
Apparatus and method for improving power savings by accelerating device suspend 2021
Low frequency power management bus2019
Methods and mask structures for substantially defect-free epitaxial growth2019
FET biosensor2019