Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced dielectric constant spacer materials integration for high speed logic gates

Reduced dielectric constant spacer materials integration for high speed logic gates

US Patent 7081393 · Granted Jul 25, 2006

Estimated economic value: $9,389,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stressed material within gate cut region2025
Infrared debond damage mitigation by copper fill pattern2025
Smart trim die assembly2024
Sacrificial material facilitating protection of a substrate in a qubit device2024
Silicon handler with laser-release layers2024
Smooth metal layers in Josephson junction devices2024
Plasma co-doping to reduce the forming voltage in resistive random access memory2023
Uniform horizontal spacer2023
Microfabricated air bridges for quantum circuits2023
Threshold voltage adjustment from oxygen vacancy by scavenge metal filling at ga2022
Self-aligned gate cap including an etch-stop layer2022
Self-aligned gate cap including an etch-stop layer2022