Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing a programmable logic device with embedded fixed logic using a scan chain

Testing a programmable logic device with embedded fixed logic using a scan chain

US Patent 7080300 · Granted Jul 18, 2006

Estimated economic value: $25,327,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electric furnace for cracking hydrocarbon feedstock with heat recovery2023
Power efficient voltage level translator circuit2022
Dual pore—control and sensor device2021
Integrated circuit (IC) design methods using engineering change order (ECO) cell2020
Power distribution networks (PDNs) using hybrid grid and pillar arrangements2019
Standard cell architecture for diffusion based on fin count2019
Mitigating length-of-diffusion effect for logic cells and placement thereof2019
Standard cell architecture for diffusion based on fin count2019
Complementary metal oxide semiconductor (CMOS) standard cell circuits employing 2018
Device and method for decoke effluent processing2017
Compiler for closed-loop 1×N VLSI design2017
Increased usable programmable device dice2016