Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power efficient voltage level translator circuit

Power efficient voltage level translator circuit

US Patent 11223359 · Granted Jan 11, 2022

Estimated economic value: $39,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtualized scan chain testing in a random access memory (RAM) array2024
Data L2 cache with split access2024
Integrated circuit (IC) design methods using engineering change order (ECO) cell2020
Bitline-driven sense amplifier clocking scheme2020
Power distribution networks (PDNs) using hybrid grid and pillar arrangements2019
Standard cell architecture for diffusion based on fin count2019
Mitigating length-of-diffusion effect for logic cells and placement thereof2019
Standard cell architecture for diffusion based on fin count2019
Complementary metal oxide semiconductor (CMOS) standard cell circuits employing 2018
Voltage level shifters employing preconditioning circuits, and related systems a2017
Collision detection systems for detecting read-write collisions in memory system2017
Method and structure for multi-core chip product test and selective voltage binn2017