Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Complementary metal oxide semiconductor (CMOS) standard cell circuits employing metal lines in a first metal layer used for routing, and related methods

Complementary metal oxide semiconductor (CMOS) standard cell circuits employing metal lines in a first metal layer used for routing, and related methods

US Patent 9978682 · Granted May 22, 2018

Estimated economic value: $9,624,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power efficient voltage level translator circuit2022
Integrated circuit (IC) design methods using engineering change order (ECO) cell2020
Integrated circuit (IC) design methods using engineering change order (ECO) cell2020
Power distribution networks (PDNs) using hybrid grid and pillar arrangements2019
Power distribution networks (PDNs) using hybrid grid and pillar arrangements2019
Standard cell architecture for diffusion based on fin count2019
Standard cell architecture for diffusion based on fin count2019
Mitigating length-of-diffusion effect for logic cells and placement thereof2019
Standard cell architecture for diffusion based on fin count2019
Standard cell architecture for diffusion based on fin count2019
Compiler for closed-loop 1×N VLSI design2017
Continuous diffusion configurable standard cell architecture2016