Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming self-aligned dual salicide in CMOS technologies

Method for forming self-aligned dual salicide in CMOS technologies

US Patent 7067368 · Granted Jun 27, 2006

Estimated economic value: $5,894,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photodetector structure with air gap and related methods2025
Multi-layer topological interconnect with proximal doping layer2025
Self-forming embedded diffusion barriers2025
Photodiode with insulator layer along intrinsic region sidewall2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
Photodiodes2025
Semiconductor structure including photodiode-based fluid sensor and methods2025
Multi-channel transistor2024
Heterojunction bipolar transistor with buried trap rich isolation region2024
Structure including multi-level field plate and method of forming the structure2024
Increasing grain size of polycrystalline superconducting materials for supercond2024
Amorphous superconducting alloys for superconducting circuits2024