Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Upper-bound calculation for placed circuit design performance

Upper-bound calculation for placed circuit design performance

US Patent 7051312 · Granted May 23, 2006

Estimated economic value: $20,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Search result replication management in a search head cluster2025
Search result replication management in a search head cluster2023
High availability scheduler for scheduling map-reduce searches based on a leader2020
Search result replication in a search head cluster2018
High availability scheduler for scheduling searches of time stamped events2018
Determination of path delays in circuit designs2016
High availability scheduler for scheduling map-reduce searches2016
High availability scheduler2015
Implementing sub-circuits with predictable behavior within a circuit design2013
Latch based optimization during implementation of circuit designs for programmab2012
Run-time efficient methods for routing large multi-fanout nets2011
Latch based optimization during implementation of circuit designs for programmab2011