Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology

Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology

US Patent 7015086 · Granted Mar 21, 2006

Estimated economic value: $3,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a transistor device with a gate structure having a pair of rec2024
Dual gate structures for semiconductor devices2024
Method of making triple well isolated diode2024
Breakdown voltage capability of high voltage device2024
Power MOSFETs structure2024
Plate design to decrease noise in semiconductor devices2024
Dual gate structures for semiconductor devices2024
Layout to reduce noise in semiconductor devices2023
Semiconductor device having multiple wells and method of making2023
High voltage device2023
High voltage resistor with high voltage junction termination2023
Bulk acoustic wave structure and bulk acoustic wave device2023