Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing an enhanced thermal dissipation integrated circuit package

Method of manufacturing an enhanced thermal dissipation integrated circuit package

US Patent 7015072 · Granted Mar 21, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing wafer-level semiconductor packages2018
Cavity package with pre-molded substrate2018
Cavity package with die attach pad2018
Cavity package with pre-molded substrate2017
Cavity package with die attach pad2017
Cavity package with pre-molded cavity leadframe2017
Method of fabricating an integrated circuit (IC) package having a plurality of s2016
Device for holding multiple semiconductor devices during thermocompression bondi2016
Cavity package with pre-molded cavity leadframe2016
Solar cell module on molded lead-frame and method of manufacture2015
Camera module with molded tape flip chip imager mount and method of manufacture2013
Integrated circuit package having a plurality of spaced apart pad portions2012