Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for modeling integrated circuit yield

Method for modeling integrated circuit yield

US Patent 7013441 · Granted Mar 14, 2006

Estimated economic value: $11,601,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Product performance test binning2020
Pre-test power-optimized bin reassignment following selective voltage binning2019
Methodology to prevent metal lines from current pulse damage2019
Product performance test binning2018
Performance matching in three-dimensional (3D) integrated circuit (IC) using bac2018
Burn-in power performance optimization2018
Timing/power risk optimized selective voltage binning using non-linear voltage s2018
Area and/or power optimization through post-layout modification of integrated ci2017
On-chip usable life depletion meter and associated method2017
Selective voltage binning leakage screen2017
Temperature-aware integrated circuit design methods and systems2017
Pre-test power-optimized bin reassignment following selective voltage binning2017