Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming FET silicide gate structures incorporating inner spacers

Method of forming FET silicide gate structures incorporating inner spacers

US Patent 6974736 · Granted Dec 13, 2005

Estimated economic value: $5,273,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Manager special2021
Electrical fuse with metal line migration2021
Live event video stream service2021
Mechanically stable cobalt contacts2020
Method to form interconnect structure with tungsten fill2019
Interconnect structures2019
Diffusion barrier layer formation2019
Mechanically stable cobalt contacts2019
Modified tungsten silicon2019
Diffusion barrier layer formation2019
Modified tungsten silicon2018
Interconnect structure with capacitor element and related methods2018