Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable fixed multipliers using memory blocks

Variable fixed multipliers using memory blocks

US Patent 6943579 · Granted Sep 13, 2005

Estimated economic value: $9,949,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for electronically scanned array antennas2024
Analog-to-digital converter or digital-to-analog converter data path with determ2024
Programmable integrated circuits with multiplexer and register pipelining circui2019
Flexible hardware programmable scalable parallel processor2017
Programmable logic device data rate booster for digital signal processing2015
Digital signal processing block architecture for programmable logic device2013
Method and apparatus for implementing a multiplier utilizing digital signal proc2011
Method and apparatus for implementing a multiplier utilizing digital signal proc2011
Implementation of decimation filter in integrated circuit device using ram-based2011
Fine tuned pulse width modulation2011
Sample rate conversion by controlled selection of filter outputs2011
High-speed FIR filters in FPGAs2010