Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic device data rate booster for digital signal processing

Programmable logic device data rate booster for digital signal processing

US Patent 8977885 · Granted Mar 10, 2015

Estimated economic value: $3,355,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible hardware programmable scalable parallel processor2017
Digital signal processing block architecture for programmable logic device2013
Method and apparatus for implementing a multiplier utilizing digital signal proc2011
Parallel samples, parallel coefficients, time division multiplexing correlator a2010
Variable fixed multipliers using memory blocks2008
Method and systems to align outputs signals of an analog-to-digital converter2008
Apparatus and method for implementing efficient arithmetic circuits in programma2006
Apparatus and method for implementing efficient arithmetic circuits in programma2006
Variable fixed multipliers using memory blocks2005
Programmable logic device with soft multiplier2005
Technique for accessing and refreshing memory locations within electronic storag1996