Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for implementing efficient arithmetic circuits in programmable logic devices

Apparatus and method for implementing efficient arithmetic circuits in programmable logic devices

US Patent 7124161 · Granted Oct 17, 2006

Estimated economic value: $13,807,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible hardware programmable scalable parallel processor2017
Apparatus and method for cancelling wideband acoustic echo2015
Programmable logic device data rate booster for digital signal processing2015
Digital signal processing block architecture for programmable logic device2013
Method and apparatus for implementing a multiplier utilizing digital signal proc2011
Parallel samples, parallel coefficients, time division multiplexing correlator a2010
Method and apparatus for recording and/or reproducing data2010
Variable fixed multipliers using memory blocks2008
Method and systems to align outputs signals of an analog-to-digital converter2008
Apparatus and method for implementing efficient arithmetic circuits in programma2006
Apparatus and method for implementing efficient arithmetic circuits in programma2006
Variable fixed multipliers using memory blocks2005