Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital signal processing block architecture for programmable logic device

Digital signal processing block architecture for programmable logic device

US Patent 8463832 · Granted Jun 11, 2013

Estimated economic value: $3,243,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Remote programming systems and methods for programmable logic devices2025
Programmable look-up table systems and methods2025
Fast boot systems and methods for programmable logic devices2023
Fast boot systems and methods for programmable logic devices2021
Flexible hardware programmable scalable parallel processor2017
Programmable logic device data rate booster for digital signal processing2015
Method and apparatus for implementing a multiplier utilizing digital signal proc2011
Soft error upset hardened integrated circuit systems and methods2011
Redundant configuration memory systems and methods2010
Soft error upset hardened integrated circuit systems and methods2010
Power management for integrated circuits such as programmable logic devices2010
Parallel samples, parallel coefficients, time division multiplexing correlator a2010