Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of decimation filter in integrated circuit device using ram-based data storage

Implementation of decimation filter in integrated circuit device using ram-based data storage

US Patent 7949699 · Granted May 24, 2011

Estimated economic value: $18,747,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for transposing a matrix using a memory block2025
Systems and methods for electronically scanned array antennas2024
Techniques for transposing a matrix using a memory block2024
Analog-to-digital converter or digital-to-analog converter data path with determ2024
Programmable integrated circuits with multiplexer and register pipelining circui2019
M and A for importing hardware description language into a system level design e2014
Fractional rate resampling filter on FPGA2012
Method and apparatus for importing hardware description language into a system l2012
Method and apparatus for implementing a multiplier utilizing digital signal proc2011
Fine tuned pulse width modulation2011
Sample rate conversion by controlled selection of filter outputs2011
High-speed FIR filters in FPGAs2010