Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned gate formation using polysilicon polish with peripheral protective layer

Self-aligned gate formation using polysilicon polish with peripheral protective layer

US Patent 6924220 · Granted Aug 2, 2005

Estimated economic value: $7,108,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Composite particulates for use as part of a supporting fill mixture in a semicon2025
Method of forming high-voltage transistor with thin gate poly2024
Mesoporous nanocrystalline film architecture for capacitive storage devices2024
Method of forming high-voltage transistor with thin gate poly2023
Memory first process flow and device2022
Charge trapping split gate device and method of fabricating same2021
Embedded non-volatile memory device and fabrication method of the same2020
Memory first process flow and device2020
Mesoporous nanocrystalline film architecture for capacitive storage devices2020
Split-gate flash cell formed on recessed substrate2019
Memory first process flow and device2019
Method of forming high-voltage transistor with thin gate poly2019