Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Streamlined cache coherency protocol system and method for a multiple processor single chip device

Streamlined cache coherency protocol system and method for a multiple processor single chip device

US Patent 6918012 · Granted Jul 12, 2005

Estimated economic value: $11,349,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Batch curing chamber with gas distribution and individual pumping2025
Flow control features of CVD chambers2024
Low temperature chuck for plasma processing systems2024
3D NAND gate stack reinforcement2024
Low temperature chuck for plasma processing systems2023
Batch curing chamber with gas distribution and individual pumping2022
Chemical control features in wafer process equipment2022
Semiconductor processing systems having multiple plasma configurations2021
Flow control features of CVD chambers2020
High temperature chuck for plasma processing systems2019
Enhanced etching processes using remote plasma sources2019
Chemical control features in wafer process equipment2019