Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for generating design constraints for modules in a hierarchical integrated circuit design system

Method for generating design constraints for modules in a hierarchical integrated circuit design system

US Patent 6845494 · Granted Jan 18, 2005

Estimated economic value: $3,995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Relocatable FPGA modules2024
Relocatable FPGA modules2023
Timing closure methodology including placement with initial delay values2017
Remote verification for configuration updates2017
Image manipulation for web content2016
Remote verification for configuration updates2015
Remote verification for configuration updates2014
Timing closure methodology including placement with initial delay values2013
Parametric timing analysis2011
System for protecting bearings and seals of a refrigerant compressor2011
Selection of optimal clock gating elements2011
Clock gating by usage of implied constants2010