Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for patterning narrow gate lines

Method for patterning narrow gate lines

US Patent 6812077 · Granted Nov 2, 2004

Estimated economic value: $2,431,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-voltage devices integrated on semiconductor-on-insulator substrate2023
Memory device with density-controllable dummy fill strategy for near-MRAM perip2021
Density-controllable dummy fill strategy for near-MRAM periphery and far-outside2019
Integrated circuits and methods for fabricating integrated circuits with non-vol2017
Integrated circuits with flash memory and methods for producing the same2017
Magnetism-controllable dummy structures in memory device2017
Integrated circuit with metal and semi-conducting gate2014
Formation of FinFET gate spacer2013
Method and system for providing contact to a first polysilicon layer in a flash 2013
Selective silicide formation using resist etch back2013
Method and system for providing contact to a first polysilicon layer in a flash 2012
Body tie test structure for accurate body effect measurement2012