Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication

Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication

US Patent 6809017 · Granted Oct 26, 2004

Estimated economic value: $32,891,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-planar gate all-around device and method of fabrication thereof2024
Gallium nitride (GAN) three-dimensional integrated circuit technology2024
Optical device having phase change material and associated methods2024
Method for fabricating transistor with thinned channel2024
Method for fabricating transistor with thinned channel2024
Metallization structures for stacked device connectivity and their methods of fa2024
Optical switch having latched switch states and associated methods2023
Group III-N transistors for system on chip (SOC) architecture integrating power 2022
Perpendicular spin transfer torque memory (pSTTM) devices with enhanced thermal 2022
Perpendicular spin transfer torque magnetic mechanism2022
Metallization structures for stacked device connectivity and their methods of fa2022
Magnetic tunnel junction (MTJ) devices with a synthetic antiferromagnet (SAF) st2022