Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for treating complementary regions of the surface of a substrate and semiconductor product obtained by this process

Process for treating complementary regions of the surface of a substrate and semiconductor product obtained by this process

US Patent 6797597 · Granted Sep 28, 2004

Estimated economic value: $9,266,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method for alignment of vertically stacked wafers and die2021
Device and method for alignment of vertically stacked wafers and die2020
Device and method for alignment of vertically stacked wafers and die2018
Device and method for alignment of vertically stacked wafers and die2016
Method for protecting the gate of a transistor and corresponding integrated circ2014
CMP techniques for overlapping layer removal2013
Device and method for alignment of vertically stacked wafers and die2013
Method for protecting the gate of a transistor and corresponding integrated circ2010
Method for forming contact openings on a MOS integrated circuit2005
Method for production process for the local interconnection level using a dielec2004
Collar etch method to improve polysilicon strap integrity in DRAM chips1999