Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for production process for the local interconnection level using a dielectric conducting pair on pair

Method for production process for the local interconnection level using a dielectric conducting pair on pair

US Patent 6689655 · Granted Feb 10, 2004

Estimated economic value: $16,489,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Etching method2025
Etching method2022
Device and method for alignment of vertically stacked wafers and die2021
Method of etching a cavity in a stack of layers2020
Device and method for alignment of vertically stacked wafers and die2020
Method for producing a substrate by spraying particles onto a compact film of so2019
Device with deformable shell including an internal piezoelectric circuit2019
Device with deformable shell including an internal piezoelectric circuit2019
Graphene interposer and method of manufacturing such an interposer2018
Method of fabrication of a FET transistor having an overlapped gate2018
Method for fabricating auto-aligned interconnection elements for a 3D integrated2018
Process for depositing a compact film of particles on the internal surface of a 2018