Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for protecting the gate of a transistor and corresponding integrated circuit

Method for protecting the gate of a transistor and corresponding integrated circuit

US Patent 8823107 · Granted Sep 2, 2014

Estimated economic value: $4,429,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method for alignment of vertically stacked wafers and die2021
Device and method for alignment of vertically stacked wafers and die2020
Device and method for alignment of vertically stacked wafers and die2018
Device and method for alignment of vertically stacked wafers and die2016
CMP techniques for overlapping layer removal2013
Device and method for alignment of vertically stacked wafers and die2013
Method for protecting the gate of a transistor and corresponding integrated circ2010
Method for forming contact openings on a MOS integrated circuit2005
Process for treating complementary regions of the surface of a substrate and sem2004
Method for production process for the local interconnection level using a dielec2004