Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of an assertion check in ATPG models

Implementation of an assertion check in ATPG models

US Patent 6785855 · Granted Aug 31, 2004

Estimated economic value: $9,022,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buckle2025
Interposer with beyond reticle field conductor pads2017
Semiconductor chip with thermal interface tape2017
Fault tolerant scannable glitch latch2014
Die stacking, testing and packaging for yield2013
Semiconductor device and method and apparatus for testing such a device2007
Modeling custom scan flops in level sensitive scan design2006
Method for scan testing and clocking dynamic domino circuits in VLSI systems usi2006
Method and system for monitoring and profiling an integrated circuit die tempera2006
Scanable R-S glitch latch for dynamic circuits2005
Dual edge-triggered flip-flop design with asynchronous programmable reset2004
System and method for automatic generation of an at-speed counter2004