Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing reference current measurement mode within reference array programming mode or reference array erase mode in a semiconductor

Implementing reference current measurement mode within reference array programming mode or reference array erase mode in a semiconductor

US Patent 6771093 · Granted Aug 3, 2004

Estimated economic value: $1,898,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

First read countermeasures in memory2019
First read countermeasures in memory2018
Implementation of recycling unused ECC parity bits during flash memory programmi2012
Input of test conditions and output generation for built-in self test2010
Page—EXE erase algorithm for flash memory2008
Automated tests for built-in self test2007
Flexible latency in flash memory2007
Method and apparatus for pre-charging negative pump MOS regulation capacitors2006
Method and apparatus for pre-charging negative pump MOS regulation capacitors2006
Diagnostic mode for testing functionality of BIST (built-in-self-test) back-end 2006
Diagnostic mode for testing functionality of BIST (built-in-self-test) back-end 2006
Address sequencer within BIST (Built-in-Self-Test) system2006