Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for high-level test planning for layout

System and method for high-level test planning for layout

US Patent 6766501 · Granted Jul 20, 2004

Estimated economic value: $14,105,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine-learning-based design-for-test (DFT) recommendation system for improving2025
Machine-learning-based design-for-test (DFT) recommendation system for improving2023
Layout-aware test pattern generation and fault detection2022
Automatically generated schematics and visualization2020
Mapping physical shift failures to scan cells for detecting physical faults in i2020
Command coverage analyzer2019
Layout-aware test pattern generation and fault detection2019
Scheme for masking output of scan chains in test circuit2019
Handling of undesirable distribution of unknown values in testing of circuit usi2018
Scheme for masking output of scan chains in test circuit2017
Identifying failure indicating scan test cells of a circuit-under-test2017
Scheme for masking output of scan chains in test circuit2016