Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce number of wire-bond loop heights versus the total quantity of power and signal rings

Method to reduce number of wire-bond loop heights versus the total quantity of power and signal rings

US Patent 6737296 · Granted May 18, 2004

Estimated economic value: $9,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic apparatus having inter-chip stiffener2021
Antenna packaging solution2020
Antenna packaging solution2019
Laminate peripheral clamping to control microelectronic module BSM warpage2015
Silicon carrier optoelectronic packaging2013
Techniques for improving bond pad performance2013
Achieving mechanical and thermal stability in a multi-chip package2013
Silicon carrier optoelectronic packaging2012
Achieving mechanical and thermal stability in a multi-chip package2012
Method of removing metallic, inorganic and organic contaminants from chip passiv2010
Wire bonding personalization and discrete component attachment on wirebond pads2010
Structure and method for stress reduction in flip chip microelectronic packages 2009