Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for stress reduction in flip chip microelectronic packages using underfill materials with spatially varying properties

Structure and method for stress reduction in flip chip microelectronic packages using underfill materials with spatially varying properties

US Patent 7498198 · Granted Mar 3, 2009

Estimated economic value: $5,705,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic apparatus having inter-chip stiffener2021
Antenna packaging solution2020
Apparatus and methods for cooling of an integrated circuit2019
Antenna packaging solution2019
Thermocompression for semiconductor chip assembly2018
Liquid metal flip chip devices2017
Thermocompression for semiconductor chip assembly2017
Low-stress dual underfill packaging2017
Low-stress dual underfill packaging2016
Thermocompression for semiconductor chip assembly2016
Laminate peripheral clamping to control microelectronic module BSM warpage2015
Installation of calibration gauge for measuring constraints2015