{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and circuit for optimizing power consumption and performance of driver circuits", "item": "https://www.patentleaderboard.com/patent/6735145"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for optimizing power consumption and performance of driver circuits

Method and circuit for optimizing power consumption and performance of driver circuits

US Patent 6735145 · Granted May 11, 2004

Estimated economic value: $7,887,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system with burst mode having logic gates as sense elements2024
Memory system with burst mode having logic gates as sense elements2023
Dual-mode high-bandwidth SRAM with self-timed clock circuit2022
Power efficient voltage level translator circuit2022
High bandwidth register file circuit with high port counts for reduced bitline d2021
Dual-mode high-bandwidth SRAM with self-timed clock circuit2021
Integrated circuit (IC) design methods using engineering change order (ECO) cell2020
High bandwidth double-pumped memory2020
Multi-pump memory system access circuits for sequentially executing parallel mem2020
Read-assist circuits for memory bit cells employing a P-type field-effect transi2019
Adaptive power regulation methods and systems2019
Power distribution networks (PDNs) using hybrid grid and pillar arrangements2019