Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High bandwidth register file circuit with high port counts for reduced bitline delay

High bandwidth register file circuit with high port counts for reduced bitline delay

US Patent 11031075 · Granted Jun 8, 2021

Estimated economic value: $19,770,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lock-up latch for dual-edge-triggered flip-flops2025
Wafer drying apparatus, wafer processing system including the same, and wafer pr2025
Substrate processing apparatus, semiconductor manufacturing equipment, and subst2025
Apparatus and method for drying substrate2025
Wafer processing equipment and method of manufacturing semiconductor device2025
Clock gating circuit for dual-edge-triggered flip-flops2025
Apparatus for drying wafer and method for drying wafer2025
Substrate processing apparatus and substrate processing method2025
Substrate processing method and substrate processing system2025
Substrate processing method, micropattern forming method, and substrate processi2024
Apparatus for processing a substrate2024
On-die voltage-frequency security monitor2024