Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned semiconductor interconnect barrier and manufacturing method therefor

Self-aligned semiconductor interconnect barrier and manufacturing method therefor

US Patent 6734559 · Granted May 11, 2004

Estimated economic value: $5,065,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Towel clip and storage device2025
Composite particulates for use as part of a supporting fill mixture in a semicon2025
Method and system for dynamically analyzing, modifying, and distributing digital2025
Self-forming embedded diffusion barriers2025
Backside electrical contacts to buried power rails2024
Substrate thinning for a backside power distribution network2024
Semiconductor interconnect structure with double conductors2024
Backside metal-insulator-metal (MIM) capacitors extending through backside inter2024
Semiconductor structure having alternating selective metal and dielectric layers2024
Backside power rail integration2024
Composite interconnect formation using graphene2024
Method and system for dynamically analyzing, modifying, and distributing digital2023