Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for locating faults in a programmable logic device

Method for locating faults in a programmable logic device

US Patent 6732348 · Granted May 4, 2004

Estimated economic value: $23,740,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory built-in self-test with address skipping trim search2025
Manufacturing test for a programmable integrated circuit implementing a specific2012
Non-volatile memory cell with charge storage element and method of programming2011
Testing an embedded core2011
Circuit for and method of testing for faults in a programmable logic device2010
Testing of a programmable device2010
Three-terminal non-volatile memory element with hybrid gate dielectric2010
Non-volatile memory cell with charge storage element and method of programming2009
Single event upset in SRAM cells in FPGAs with high resistivity gate structures2008
Testing of a programmable device2008
PMOS three-terminal non-volatile memory element and method of programming2008
Method of programming a three-terminal non-volatile memory element using source-2008