Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hi-speed parallel configuration of programmable logic

Hi-speed parallel configuration of programmable logic

US Patent 6714044 · Granted Mar 30, 2004

Estimated economic value: $17,506,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hot storage backup system and method for server2025
Dual-mode column amplifier2025
Column readout amplifier for image sensors2024
System and method for providing one or more services using an augmented reality 2023
Calibrated linear duty cycle correction2023
Strobe tree circuit for capturing data using a memory-sourced strobe2022
Pixel and imaging array with reduced dark current adapted to low light imaging2021
Testing an integrated circuit receiver in a package using a varying analog volta2020
Systems providing interposer structures2020
Programmable modular frequency divider2020
Electronic device including integrated circuit with debug capabilities2020
Training and tracking of DDR memory interface strobe timing2020