Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient loadable registers in programmable logic devices

Efficient loadable registers in programmable logic devices

US Patent 6703862 · Granted Mar 9, 2004

Estimated economic value: $54,043,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing engines with cascade connected cores2022
Method and system for function acceleration using custom instructions2010
Method and system to recreate instruction and data traces in an embedded process2009
Method and circuit for decoding an address of an address space2008
Method and system for transferring data between a register in a processor and a 2008
Method and system for fast linked processor in a system on a chip (SoC)2008
Method and apparatus for power optimization during an integrated circuit design 2007
Structures and methods providing columns of tightly coupled processor and RAM bl2007
Generating fast logic simulation models for a PLD design description2006
Structures and methods providing columns of tightly coupled processor and RAM bl2005
Structures and methods providing columns of tightly coupled processor and RAM bl2004
Structures and methods for distributing high-fanout signals in FPGAs using carry2003