Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for power optimization during an integrated circuit design process

Method and apparatus for power optimization during an integrated circuit design process

US Patent 7243312 · Granted Jul 10, 2007

Estimated economic value: $7,405,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple partitions in a data processing array2025
Data processing array interface having interface tiles with multiple direct memo2024
Multi-die integrated circuit with data processing engine array2024
Data processing engine arrangement in a device2024
Multiple partitions in a data processing array2023
Multi-die integrated circuit with data processing engine array2023
Multi-addressing mode for DMA and non-sequential read and write patterns2023
Memory tiles in data processing engine array2022
Data processing engines with cascade connected cores2022
Data processing engines with cascade connected cores2022
Runtime intellectual property core metadata to rebuild a next-compile-time intel2022
Programmable device having a data processing engine (DPE) array2022