Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating fast logic simulation models for a PLD design description

Generating fast logic simulation models for a PLD design description

US Patent 7131091 · Granted Oct 31, 2006

Estimated economic value: $11,476,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing engines with cascade connected cores2022
Method and apparatus for generating data bus interface circuitry2013
Circuit arrangement for profiling a programmable processor connected via a uni-d2010
Event-driven simulation of IP using third party event-driven simulators2010
Method and system for function acceleration using custom instructions2010
Method and system for function acceleration using custom instructions2010
Framework for cycle accurate simulation2009
Method and system to recreate instruction and data traces in an embedded process2009
Method and system to recreate instruction and data traces in an embedded process2009
Simulation of a programming language specification of a circuit design2008
Method and circuit for decoding an address of an address space2008
Method and circuit for decoding an address of an address space2008