Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and semiconductor devices with wiring layer fill structures to improve planarization uniformity

Methods and semiconductor devices with wiring layer fill structures to improve planarization uniformity

US Patent 6693357 · Granted Feb 17, 2004

Estimated economic value: $37,695,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fluid level and composition sensor2023
Variable implant and wafer-level feed-forward for dopant dose optimization2022
Fluid level and composition sensor2022
Hybrid corrective processing system and method2021
Methods for additive formation of a STT MRAM stack2020
Method for high throughput using beam scan size and beam position in gas cluster2019
Methods for additive formation of a STT MRAM stack2018
Hybrid corrective processing system and method2018
Method of surface profile correction using gas cluster ion beam2018
Process gas enhancement for beam treatment of a substrate2017
Sidewall spacer patterning method using gas cluster ion beam2016
Multi-step location specific process for substrate edge profile correction for G2016