Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing memory cells for data retention faults

Method and apparatus for testing memory cells for data retention faults

US Patent 6681350 · Granted Jan 20, 2004

Estimated economic value: $34,341,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for providing clock signals for a scan chain2019
Testing of ECC memories2007
Method and apparatus for testing memories with different read/write protocols us2007
Method and apparatus for an efficient memory built-in self test architecture for2007
Method and apparatus for at-speed diagnostics of embedded memories2007
Asynchronous control of memory self test2007
Architecture of an efficient at-speed programmable memory built-in self test2007
Programable multi-port memory BIST with compact microcode2007
Programable multi-port memory BIST with compact microcode2007
Optimized ECC/redundancy fault recovery2006
Method and apparatus for testing multi-port memories2006
Method and apparatus for testing multi-port memories2006