Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure of a disposable reversed spacer process for high performance recessed channel CMOS

Method and structure of a disposable reversed spacer process for high performance recessed channel CMOS

US Patent 6677646 · Granted Jan 13, 2004

Estimated economic value: $10,539,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/dr2016
Dual trench isolation for CMOS with hybrid orientations2016
Transistor having replacement gate and epitaxially grown replacement channel reg2016
Silicon device on SI:C-OI and SGOI and method of manufacture2015
High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/dr2015
High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/dr2014
CMOS structure and method for fabrication thereof using multiple crystallographi2014
Silicon device on Si: C-oi and Sgoi and method of manufacture2014
finFETs and methods of making same2013
Silicon device on Si:C-OI and SGOI and method of manufacture2012
High performance stress-enhanced MOSFETS using Si:C and SiGe epitaxial source/dr2012
CMOS structure and method for fabrication thereof using multiple crystallographi2012